I. INTRODUCTION
Frequency control utilizing piezoelectric references dates back to 1919 [1] . Since then, quartz crystal oscillators (XOs) have become the standard frequency reference in electronic platforms. However, by the 1980's, crystal-referenced solidstate phase-locked loops (PLLs) emerged as the standard technology for synthesizing multiple frequencies and frequencies higher than could be generated with XOs despite the fact that these PLLs degrade short-term stability.
Most recently, FBAR [2] and MEMS microresonators [3] have emerged as technologies suitable for replacement of SAW and BAW quartz references. The motivation has been to eliminate these latter macroscopic components and replace them with the former devices which utilize a technology compatible with standard batch-processed and lithographic techniques employed in the manufacturing of silicon microelectronics. Though these technologies are gaining commercial traction, it is conspicuous that the limits of frequency generation and control in a standard microelectronic technology appear to remain relatively unexplored. In this work, progress in the development of self-referenced, trimmed and temperature-compensated radio frequency (RF) CMOS LC, or harmonic, oscillators (CHOs) as monolithic frequency generators is presented. Further, the frequency-and time-domain performance of these devices is benchmarked against both the incumbent piezoelectric oscillators and emerging MEMS-referenced frequency synthesizers. Figure 1 illustrates a typical eye diagram measurement for the common serial-wire interface, USB, where the required eye-opening template is shown. Despite the fact that the frequency reference for this transceiver exhibits less than ±100ppm frequency error (or 0.2ps for the 480MHz channelrate clock), the eye-closure is 156ps which is due to period jitter. As shown, 99.87% of the eye-closure can be attributed to jitter. Further, it is from this measured eye-closure that the bit error rate is extrapolated. For these reasons, frequency reference jitter is of substantial concern in serial-wire interfaces while frequency error is comparatively less significant.
II. TECHNICAL CONCEPTS

A. Eye-closure in serial-wire interfaces and total timing error
Considering this phenomenon, the concept of a total timing error can be introduced where both the reference frequency error and the period jitter are considered by superposition or specifically, .
(
Here T o is the ideal period, δf/f o is the fractional frequency error, σ p is the RMS period jitter and α is a scale factor accounting the number of cycles over the observation period as described in [4] . The total timing error will serve as a useful metric for comparing the expected performance of various frequency generators in serial-wire applications. Considering the significant contribution of period jitter to this metric, the relationship of the single sideband (SSB) phase noise power spectral density (PSD) to period jitter is considered next. 
B. Manifestation of phase noise into period jitter
Consider a unit-amplitude sinusoidal signal with phase noise, , where ω o is the ideal radian frequency and φ(t) is the phase of v n including phase noise. Next consider two subsequent positive-slope zero-crossings of v n (t) at the time instants t 1 and t 2 such that . At these times, must evaluate to 0, the phase difference between the two times must be 2π and the difference between the two times must be T o + δT where T o = 2π/ω o and δT is an offset in time from the ideal period due to timing jitter induced by the phase noise. Thus, . After rearranging and substituting ω o T o = 2π, the following is obtained:
.
Now the RMS period jitter can be determined by computing the expected value of the square of the expression in (2) . (3) Assume that φ(t) is a stationary stochastic process, thus its autocorrelation is a function of the time difference, τ = t 2 -t 1 , or and (3) becomes:
The autocorrelation function and the PSD of φ(t) are Fourier transform pairs and specifically, .
Using (5) and substituting into (4) yields, ,
where the identity, , has been employed. Lastly substitute , as defined in [5] , where is the SSB phase noise PSD. (6) becomes, ,
where the notation σ p has been reintroduced for the RMS period jitter. Expression (7) is of the same form of the expressions in [6] and [7] . The practical upper limit of the integral is bounded by a downstream PLL, the bandwidth (BW) of the system or the BW of the measurement instrumentation.
Consider the sin 2 (πf m T o ) masking function in (7) and as shown in Figure 2 (a) for a 10MHz reference oscillator. Here the peak is at an offset equal to half of the oscillation frequency while nulls are at f m = 0 and f m = f o . Next consider that phase noise is typically measured on a log scale. Figure 2 (b) illustrates how significantly the close-to-carrier (CTC) phase noise is attenuated by the trigonometric function in (7). At 10kHz offset, for example, the phase noise is attenuated by 50dB. Thus, (7) shows that when phase noise is converted to period jitter the CTC phase noise is significantly attenuated and the far-from-carrier (FFC) phase noise is pronounced.
C. Practical timing implementations
Practical implementations of frequency generators often include PLL synthesizers which serve to multiply the reference frequency. It is well-known that this linear multiplication by N increases the phase noise power quadratically such that within the PLL loop BW, the phase noise of the reference oscillator is increased by 10log 10 (N 2 ). Outside the PLL loop BW, the phase noise output path tracks the voltage-controlled oscillator (VCO) which exhibits substantially higher phase noise than the high quality (Q) factor reference, be it a crystal or MEMS reference. Further, from (7) it is clear that this noise will contribute more substantially to the jitter and the total timing error. These concepts are illustrated in Figure 3 . 
III. CHO ARCHITECTURE AND IMPLEMENTATIONS
A. CHO Architecture
Having recognized the aforementioned deleterious effects in frequency synthesis, the CHO architecture was conceived to achieve low period jitter, low total timing error and high frequency accuracy. Further, an objective was to develop a monolithic, self-referenced, solid-state frequency generator. These objectives are achieved with an RF LC oscillator (LCO). Using a reference oscillator at RF enables frequency division by N to the application frequency which reduces phase noise by 10log 10 (N 2 ) rather than accumulating it as in the PLL. Further, the free-running LCO will exhibit much lower FFC phase noise than a PLL synthesizer. Correspondingly, it is expected to exhibit much lower period jitter. Lastly, precision analog techniques enable frequency trimming and temperature compensation to ensure frequency accuracy.
A typical CHO architecture is shown in Figure 4 . The LCO oscillates at 960MHz where the tank Q is approximately 10. A binary-weighted 13-bit thin-film switched-capacitor array enables the oscillation frequency to be trimmed at test. A temperature-dependent voltage, v ctrl (T), drives the backgate of a programmable array of varactors and achieves temperaturecompensation of the LCO which is dominated by the coil loss as described in [4] . Disabled varactors are switched to the power supply. Amplitude and common-mode detectors modulate the current into and out of the LCO core respectively. These control loops mitigate frequency drift due to hot carrier and oxide breakdown effects.
The chip-level implementation of the CHO in [8] is shown in Figure 6 . A bandgap-referenced linear regulator biases the CHO, differential-to-single-ended (D2S) converter and the frequency dividers. The compensating signal, v ctrl (T), is generated from diode-referenced currents which are complementary and proportional to absolute temperature, I CTAT and I PTAT respectively. The temperature-dependent slope of v ctrl (T) is programmed via the variable resistor in the transimpedance amplifier. Lastly, an I 2 C interface serves to program the device while all trimming and configuration coefficients are stored in non-volatile memory (NVM).
B. Recently published CHO implementations
Original commercial implementations of the CHO appeared as intellectual property (IP) macros for USB as described in [4] . The macro micrograph is shown in Figure 7 . The first component implementation of the CHO was reported in [8] and the die micrograph is shown in Figure 8 . This later component implementation was developed for a broader range of serial-wire applications including S-ATA and PCI. Further, the device in [8] supports spread spectrum clock generation (SSCG) to reduce electromagnetic interference. 
IV. MEASURED PERFORMANCE
The CHOs in [4] and [8] were tested with 6 different commercially-available frequency generators including the following: 24MHz XO, 24MHz XO-PLL, 12MHz ceramic oscillator, 20MHz MEMS-PLL and 12MHz MEMS-PLL. The MEMS-referenced devices were sourced from two different vendors. Tests include total frequency inaccuracy, SSB phase noise PSD, period and cycle-to-cycle timing jitter and total timing error.
A. Total frequency inaccuracy
All devices were mounted to FR4 printed circuit boards for environmental testing and placed in a temperature chamber where the frequency was measured from -10ºC to 80ºC in 10º increments. Temperature accuracy of the chamber is within 2ºC. Soak times were 10 minutes per captured data point. Additionally, for the CHO in [8] , the power supply was modulated by ±10% from nominal at each temperature point. The CHO in [4] and the XO-PLL were not included. Frequency inaccuracy was measured with a frequency counter and a 1s gate time. Results are shown in Figure 9 .
Results show that the ceramic oscillator exhibits a comparatively high temperature coefficient of approximately ±3200ppm. The XO exhibited less than ±10ppm error while the MEMS-PLLs both achieve below ±50ppm error. The CHO maintains ±26ppm error over temperature and ±10% variation in the power supply. This compensated performance is the best achieved in silicon to date. Typical production performance is ±200ppm which is limited by test time and associated cost. However, it is feasible to trim the compensation circuity for any device to the accuracy shown in Figure 9 .
B. SSB phase noise PSD
The SSB phase noise PSD was measured using a signal source analyzer with a low noise floor. Results are shown in Figure 10 . Here the XO and XO-PLL exhibit the lowest CTC phase noise. The ceramic oscillator is higher because its Qfactor is lower than the XO. Though high-Q, the MEMS-referenced devices exhibit relatively high CTC phase noise, due to frequency multiplication, and high FFC phase noise as the Figure 8 . Die micrograph of the general-purpose CHO including SSCG [8] . output VCO is a ring oscillator in both implementations. In contrast, the CHO implementations exhibit CTC phase noise that is comparable to the MEMS-based implementations while the CHOs exhibit substantially lower phase noise FFC.
The phase noise data measured in Figure 10 were exported and projected onto the sin 2 (πf m T o ) mask in (7) and are shown in Figure 11 in dBc/Hz on a linear frequency scale. As expected, the CTC phase noise is attenuated and the FFC phase noise levels are pronounced. Both CHO implementations exhibit substantially lower noise than any of the PLL synthesizers when projected onto the trigonometric integration mask. Further, the FFC phase noise for the CHO in [8] approaches the XO FFC despite the fact that the XO operates at twice the frequency of the CHO. From these results, it is expected that the period jitter and total timing error for the CHO should be comparable to, or better than, the XO while the PLL synthesizers will exhibit the highest jitter.
C. Period and cycle-to-cycle timing jitter
Period and cycle-to-cycle jitter were measured using a 10GSa/s real-time digital sampling oscilloscope (DSO). Results are shown in Figure 12 . Amplitude and reference levels were set for each device such that the input signal spanned the entire dynamic range of the front-end data converter on the DSO. The measurements were band-limited only by the BW of the instrument. As shown, 100kSa of the period were captured for each device. Results are shown for: 24MHz XO, 24MHz XO-PLL, 12MHz MEMS-PLL and 12MHz CHO [8] .
The data show that the PLL degrades the RMS period jitter of the XO from 6.53ps rms to 8.51ps rms . The MEMS-PLL period jitter is 36.42ps rms while the CHO, at the same frequency, exhibits less than 1/6 th of the period jitter at 5.83ps rms which is achieved due to the low FFC phase noise. Despite the fact that the silicon resonators utilized in the MEMS-PLL device exhibit Q-factors on the order of 10,000 or higher, the timing jitter of the synthesized signal is comparatively high due to both frequency multiplication within the loop BW of the PLL and high FFC phase noise outside the loop BW of the PLL where the output phase noise path tracks the VCO.
These results are summarized in Table I where the total timing error, from (1), is included. The scaling factor, α, originates from the fact that the period jitter is an unbounded random variable with a Normal distribution. Thus, it is common to specify the peak-to-peak (pp) jitter by scaling the RMS jitter based upon an observation interval as described in [4] . In Table I, the interval is 10 12 cycles, which is a common specification for serial-wire interfaces and which corresponds to the scale factor α = 14.1. Here it can be seen that both CHO implementations exhibit the lowest fractional total timing error despite the fact that for [4] , the nominal frequency error can be as high as 400ppm.
V. CONCLUSION
CHOs were presented as high-accuracy and low-jitter selfreferenced monolithic frequency generators which are implemented in a standard microelectronic process technology. Motivating technical concepts included consideration of eyeclosure in serial-wire interfaces which was shown to be dominated by period timing jitter. The CHO circuit architecture was presented within the context of achieving low period jitter by exploiting the effects of frequency division and by recognizing the significant contribution of FFC phase noise to period jitter. Frequency-and time-domain performance of CHOs was reported and compared to the performance of the incumbent piezoelectric oscillators and emerging MEMS-referenced frequency synthesizers. Results showed that despite the fact that the CHO is referenced to a comparatively low-Q LC resonator, the achieved period jitter is comparable to XOs and over 6 times lower than the MEMS-referenced frequency synthesizer at the same frequency, 12MHz. Further, the CHO achieves a frequency inaccuracy as low as ±26ppm over 90ºC and ±10% variation in the power supply from nominal.
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